

AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (original): A channel region of a depletion type lateral field effect transistor, said channel region of a first conductivity type being selectively provided in a semiconductor region of a second conductivity type, and said channel region underlying a gate insulating film,

wherein an interface of said channel region to said gate insulating film lies at a lower level than an upper surface of said semiconductor region.

Claim 2 (previously presented): The channel region as claimed in claim 1, wherein said semiconductor region comprises a well region of the second conductivity type selectively provided in a semiconductor substrate of the first conductivity type.

Claim 3 (original): The channel region as claimed in claim 1, wherein said channel region comprises a diffusion layer doped with an impurity of said first conductivity type which is for adjustment to a threshold voltage of said depletion type lateral field effect transistor.

Claim 4 (original): A well region for a depletion type lateral field effect transistor, said well region of a second

conductivity type being selectively provided in a semiconductor substrate, said well region having an upper surface and including an impurity diffused region which is selectively provided in said well region, and said impurity diffused region being doped with an impurity of a first conductivity type which is for adjustment to a threshold voltage of said depletion type lateral field effect transistor,

wherein said upper surface of said impurity diffused region lies at a lower level than said upper surface of said well region.

Claim 5 (previously presented): The well region as claimed in claim 4, wherein said upper surface of said impurity diffused region is bounded with a gate insulating film.

Claims 6 and 7 (canceled).

Claim 8 (original): A depletion type lateral MOS field effect transistor comprising:

a channel region of a first conductivity type being selectively provided in a semiconductor region of a second conductivity type;

source and drain regions of the first conductivity type being selectively provided in said semiconductor region, said channel region being interposed between said source and drain regions;

a gate insulating film extending over said channel region; and

a gate electrode provided on said gate insulating film, wherein an interface of said channel region to said gate insulating film lies at a lower level than an upper surface of said semiconductor region.

Claim 9 (original): The channel region as claimed in claim 8, wherein said semiconductor region comprises a well region selectively provided in an epitaxial layer of the first conductivity type, and said epitaxial layer overlying a semiconductor substrate of the first conductivity type.

Claim 10 (original): The channel region as claimed in claim 8, wherein said channel region comprises a diffusion layer doped with an impurity of said first conductivity type which is for adjustment to a threshold voltage of said depletion type lateral field effect transistor.

Claim 11 (currently amended): A semiconductor wafer including:

an impurity diffused region of a first conductivity type comprising a channel region being selectively provided in a semiconductor region of a second conductivity type; and

an oxide film overlying said impurity diffused region ~~with an upper surface of the semiconductor region being exposed~~

~~at an upper surface of said semiconductor wafer on each end of  
the oxide film, wherein,~~

an interface of said impurity diffused region to said  
oxide film lies at a lower level than ~~the~~ an upper surface of  
said semiconductor wafer, and

said semiconductor region comprises a well region of  
the second conductivity type selectively provided in a  
semiconductor substrate of the first conductivity type.

Claim 12 (canceled).

Claim 13 (original): The semiconductor wafer as claimed  
in claim 11, wherein said channel region comprises a diffusion  
layer doped with an impurity of said first conductivity type  
which is for adjustment to a threshold voltage of a depletion  
type lateral field effect transistor.

Claim 14 (original): The semiconductor wafer as claimed  
in claim 11, wherein said oxide film has a thickness of at least  
5000 angstroms.

Claims 15-26 (canceled).

Claim 27 (previously presented): The well region as  
claimed in claim 4, wherein said impurity diffused region forms a  
channel layer of said depletion type lateral field effect  
transistor.

Claim 28 (previously presented): A semiconductor wafer  
comprising:

a semiconductor substrate of a first conductivity type;  
an epitaxial layer of the first conductivity type  
overlying said semiconductor substrate;

a well region of a second conductivity type selectively  
provided in said epitaxial layer; and

an impurity diffused channel region being selectively  
provided in said well region, and said impurity diffused channel  
region being doped with an impurity of the first conductivity  
type which is for adjustment to a threshold voltage of a  
depletion type lateral field effect transistor,

wherein said upper surface of said impurity diffused  
channel region lies at a lower level than said upper surface of  
said well region.

Claim 29 (previously presented): The semiconductor  
wafer as claimed in claim 28, wherein said upper surface of said  
impurity diffused region is bounded with a gate insulating film.

Claim 30 (previously presented): The depletion type  
lateral MOS field effect transistor of claim 8, wherein,

the channel region, provided in the semiconductor  
region, comprises throughout the channel region a first  
concentration of first impurities of the second conductivity type  
and a higher second concentration of second impurities of the  
first conductivity type whereby the channel region is of the  
first conductivity type, and

Claim 33 (previously presented):  
lateral field effect transistor, comprising:

an n<sup>+</sup>-type semiconductor substrate  
impurity concentration;

an n<sup>-</sup>-type epitaxial layer (2) with a  
concentration formed over the substrate, the second  
being lower than the first concentration;

a p-well region (5) formed in the  
layer with an uppermost surface of the p-well  
planar with an uppermost surface of the n<sup>-</sup>-type  
and

an n-type channel region (6) formed  
region; and

wherein an uppermost surface of the channel  
at a lower level than the uppermost surface of the

Claim 34 (previously presented): The transistor of  
claim 33, further comprising:

a gate oxide film extending over the  
field oxide films contacting each end of the  
film and extending over the p-well;

a source region contacting a first end of the  
region, said gate oxide film, and one of said field oxide  
and

a drain region contacting a second end of the

the semiconductor region comprises a third concentration  
of the first impurities of the second conductivity type, the third  
concentration being higher than the first concentration.

Claim 31 (previously presented): The channel region of  
claim 1, wherein,

the channel region, provided in the semiconductor  
region, comprises a first concentration of first impurities of  
the second conductivity type and a higher second concentration of  
second impurities of the first conductivity type whereby the  
channel region is of the first conductivity type, and

the semiconductor region comprises a third concentration  
of the first impurities of the second conductivity type, the third  
concentration being higher than the first concentration.

Claim 32 (previously presented): The well region of  
claim 4, wherein,

the impurity diffused region is a channel region,

the channel region comprises a first concentration of a  
first impurity of the second conductivity type and a higher  
second concentration of the impurity of the first conductivity  
type whereby the channel region is of the first conductivity  
type, and

the well comprises a third concentration of the first  
impurity of the second conductivity type, the third concentration  
being higher than the first concentration.

region, said gate oxide film, and another of said field oxide films.

Claim 35 (previously presented): The transistor of claim 33, wherein,

the gate oxide film extending over the channel region the n-type channel region comprises a low concentration of a p-type impurity and a higher concentration of an n-type impurity, and

the p-well region comprises the p-type impurity.

Claim 36 (previously presented): The transistor of claim 35, wherein a concentration of the p-type impurity in the p-well is higher than the low concentration of the p-type impurity in the n-type channel region.

Claim 37 (previously presented): The transistor of claim 34, wherein,

the gate oxide film extending over the channel region has a thickness of 300 angstroms, and

the field oxide films contacting each end of the gate oxide film have a thickness of at least 5000 angstroms.

Claim 38 (previously presented): The channel region as claimed in claim 2, wherein said well region comprises a planar lower surface along an entire length of the lower surface.

Claim 39 (previously presented): The well region of claim 4, wherein said well region comprises a planar lower surface along an entire length of the lower surface.

Claim 40 (currently amended): The semiconductor wafer as claimed in claim ~~[[12]]~~ 11, wherein said well region comprises a planar lower surface along an entire length of the lower surface.





A DOCPHOENIX

## INCOMING

\_\_\_\_ ACPA \_\_\_\_  
Continuing Prosecution Application

\_\_\_\_ AP.B \_\_\_\_  
Appeal Brief

\_\_\_\_ C680 \_\_\_\_  
Request for Corrected Notice/Allowance

\_\_\_\_ C.AD \_\_\_\_  
Change of Address

\_\_\_\_ CFILE \_\_\_\_  
Request for Corrected Filing Receipt

\_\_\_\_ COCIN \_\_\_\_  
Papers filed re Certificate of Corrections

\_\_\_\_ CRFD \_\_\_\_  
Computer Readable Form Defective

\_\_\_\_ CRFE \_\_\_\_  
Computer Readable Form 'ENTERED'

\_\_\_\_ EABN \_\_\_\_  
Request for Express Abandonment

\_\_\_\_ ELC. \_\_\_\_  
Response to Election/Restriction

\_\_\_\_ IFEE \_\_\_\_  
Issue Fee Transmittal PTOL 85 B

\_\_\_\_ IRFND \_\_\_\_  
Refund Request

\_\_\_\_ L\_RIN \_\_\_\_  
Any Incoming to L&R

\_\_\_\_ N417 \_\_\_\_  
Copy of EFS Receipt Acknowledgement

\_\_\_\_ N/AP \_\_\_\_  
Notice of Appeal

\_\_\_\_ PA.. \_\_\_\_  
Change in Power of Attorney

\_\_\_\_ PC/I \_\_\_\_  
Power to Make Copies or to Inspect

\_\_\_\_ PEF. \_\_\_\_  
Pre-Exam Formalities Response

\_\_\_\_ PEFRRREISS \_\_\_\_  
Pre-Exam Formalities Reissue Response

\_\_\_\_ PEFRSEQ \_\_\_\_  
Pre-Exam Formalities Sequence Reply

## INCOMING

\_\_\_\_ LET. \_\_\_\_  
Misc. Incoming Letter

\_\_\_\_ IMIS \_\_\_\_  
Miscellaneous Internal Document

\_\_\_\_ PGEA \_\_\_\_  
Req Express Aband to avoid Publication

\_\_\_\_ PGA9 \_\_\_\_  
Req for Corrected Pat App Publication

\_\_\_\_ PGREF \_\_\_\_  
Req for Refund of Publication Fee Paid

\_\_\_\_ PROTEST \_\_\_\_  
Protest Documents Filed by 3<sup>rd</sup> Party

\_\_\_\_ PROTRANS \_\_\_\_  
Translation of Provisional in Nonprovisional

\_\_\_\_ REM \_\_\_\_  
Applicant Remarks in Amendment

\_\_\_\_ RESC \_\_\_\_  
Rescind Non-Publication Request

\_\_\_\_ RETMAIL. \_\_\_\_  
Mailed Returned by Post Office

\_\_\_\_ XT/ I \_\_\_\_  
Extension of Time filed separate

## APPL PARTS

\_\_\_\_ 371P \_\_\_\_  
PCT Papers in a 371 Application

\_\_\_\_ A... \_\_\_\_  
Amendment Including Elections

\_\_\_\_ A.NE \_\_\_\_  
After Final Amendment

\_\_\_\_ A.PE \_\_\_\_  
Preliminary Amendment

\_\_\_\_ ABST \_\_\_\_  
Abstract

\_\_\_\_ ADS \_\_\_\_  
Application Data Sheet

\_\_\_\_ AF/D \_\_\_\_  
Affidavit or Exhibit Received

\_\_\_\_ APPENDIX \_\_\_\_  
Appendix

## APPL PARTS

\_\_\_\_ ARTIFACT \_\_\_\_  
Artifact

\_\_\_\_ CLM \_\_\_\_  
Claim

\_\_\_\_ COMPUTER \_\_\_\_  
Computer Program Listing

\_\_\_\_ CRFL \_\_\_\_  
CRF Transfer Request

\_\_\_\_ CRFS \_\_\_\_  
Computer Readable Form Statement

\_\_\_\_ DIST \_\_\_\_  
Terminal Disclaimer Filed

\_\_\_\_ DRW \_\_\_\_  
Drawings

\_\_\_\_ FOR \_\_\_\_  
Foreign Reference

\_\_\_\_ FRPR \_\_\_\_  
Foreign Priority Papers

\_\_\_\_ IDS \_\_\_\_  
IDS Including 1449

\_\_\_\_ NPL \_\_\_\_  
Non-Patent Literature

\_\_\_\_ OATH \_\_\_\_  
Oath or Declaration

\_\_\_\_ PET. \_\_\_\_  
Petition

\_\_\_\_ PGPUB DRAWINGS \_\_\_\_  
Box PG Pub Drawings

\_\_\_\_ SEQLIST \_\_\_\_  
Sequence Listing

\_\_\_\_ SPEC \_\_\_\_  
Specification

\_\_\_\_ SPEC NO \_\_\_\_  
Specification Not in English

FOLLOW-ON DOCUMENT INDEX SHEET

6/26/03